Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Control Signals - Should they be nonoverlapping?

Status
Not open for further replies.

mvj

Advanced Member level 4
Joined
Jan 5, 2011
Messages
103
Helped
4
Reputation
8
Reaction score
4
Trophy points
1,298
Activity points
2,107
Hi All,

referring to the cirucit shown in the image below, either of the swtiches are closed such that the load capacitor is either conneted to Vref or 0V. May I know if the control signals A and A_BAR should not be overlapping at any cost i.e. there should not be a period of time over which both of them are on?

OnOff.png

I think that an overlap of the control signals would mean shortingt the supply to ground and should be avoided, is it not?

THanks,
M
 

bluesmaster

Member level 3
Joined
Apr 2, 2006
Messages
54
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,605
of course it should be nonoverlapped. Or your two switched will burn out if the turn on resistor is too small
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top