Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

configuration file in an FPGA

Status
Not open for further replies.

shivams

Junior Member level 1
Joined
Feb 13, 2010
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
pune
Activity points
1,361
what is a configuration file and how it is loaded inside the FPGA?
 

It's generated after you build (synthesize, place & route) your design using Quartus, Xilinx ISE, or whatever tool you use. For Altera FPGAs, the file will have a .sof extension... I forget what the extension is for Xilinx.

In a lot of situations, the programming is done via JTAG. You'll need a Byteblaster or other cable to connect from your PC's USB port to the JTAG port on the board.
 

    shivams

    Points: 2
    Helpful Answer Positive Rating
cmkastn said:
For Altera FPGAs, the file will have a .sof extension... I forget what the extension is for Xilinx.

For Xilinx configuration file for FPGA created with *.bin extension,
for Altera with *.sof or *.ptf extension and
for Actel with *.pdb or *.stp extension.

HTH
 

Along with *.bin Xilinx gives two more configuration files...

*.bit -> configuration data meant for other Xilinx tools like iMPACT
*.isc -> Configuration data in IEEE 1532 format.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top