1.Convergence-> Feed a synchronizer only from a flip flop and not from combi logic.
Divergence -> Synchronize a signal only once from 1 clock domain to another. Don't generate multiple copies.
2. What is a dual port RAM synchronizer? Never heard of it before...
3. A FIFO internally has a RAM along with other logic..So RAM area should always be less...