Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Compile warnings in System verilog and OVM

Status
Not open for further replies.

patima

Newbie level 1
Joined
Dec 12, 2011
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,286
Helo,
I am finding some compile warnings and want to remove these warnings please someone help me.
Non-parameterized virtual interface is being used for parameterized

I am not getting whether this warning is due to coding or some settings or somthing else

Thanks
 

hi , this error is due to you used parameterized virtual interface for non-parameterized one(you declare the virtual interface as non-parameterized)!
please check the definition for the virtual interface!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top