At the output of resistors (at pins of comparator)the sine of postive is clamped at 1.8v for 2v input sine wave.but ramp is completely loaded. I dont have hysterisis.
It is a pwm circuit.i am generating ramp from ucc1895j.please suggest me how to avoid loading effect.
Regards