Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Comparator architecture that will achieve 1.6mV resolution

Status
Not open for further replies.

nijMcnij

Full Member level 1
Joined
Dec 6, 2005
Messages
97
Helped
5
Reputation
10
Reaction score
4
Trophy points
1,288
Activity points
2,167
hello all,

i am designing a 10 bit ADC, and i need an architecture for a comparator that can achieve a resolution of 1.6mV.

any ideas, papers, books, references?

many thanks
 

Re: comparator design

This resolution may be too high, if your structure has a auto-zero preamplifier, your requirement can be realized.
 

comparator design

you should give your comparator's speed. If u don't care speed It is easy but maybe don't fit you application.
U can reference book "Analog Integrated Circuit Design" by Ken Martin
 

comparator design

use dynamic comparator
 

Re: comparator design

speed is not important for me.

the resolution is only important, and also design complixity should be minimum

thanks
 

comparator design

U can use the 2 stage op comparator.the first stage use diode(mos) loading.That's enough for u design.
 

    nijMcnij

    Points: 2
    Helpful Answer Positive Rating
comparator design

As long as speed is not an issue here, offset can be reduced by utilizing larger area transistors in the preamplifier. Check the matching propoties of the process.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top