Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Common DRCs and possible solutions

Status
Not open for further replies.

willzz

Newbie level 3
Joined
Mar 24, 2015
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
25
Hi all,

Can someone give me a list of common DRCs that can see in Layout and the fixes for it ?

quickly coming out of my head,

1. spacing issue( metal to metal, well to well)
2. antenna effect
3. metal density

can someone continue the list here? also can you provide possible solutions too?

Thanks in advance !!
 

chris.mourad

Member level 3
Joined
Sep 9, 2011
Messages
65
Helped
12
Reputation
24
Reaction score
12
Trophy points
1,288
Location
Brussels
Activity points
1,594
Hi

This is kind of a though job to list all types of DRC errors that could occur. Depending on the technology node you are using, and the models provided by the foundry, you can get additional errors.
Typical ones are:

- Layer min widths (Metal, poly, active areas, np, pp,...)
- Layer spacings
- Layer overlaping to another layer
- metal densities, active area densities
- via stacking (on some technologies)
- Wide metal sheets
- Substrate and well taps (pwell & nwell connections next to active areas)
- antenna effect (although can be in different error check run)
....

For more info, i suggest you to check the DRC documentation.
 

kanadatech

Newbie level 3
Joined
Feb 22, 2015
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
31
Hi all,

Can someone give me a list of common DRCs that can see in Layout and the fixes for it ?

quickly coming out of my head,

1. spacing issue( metal to metal, well to well)
2. antenna effect
3. metal density

can someone continue the list here? also can you provide possible solutions too?

Thanks in advance !!
Hi,

There are different kind of DRCs depending on the Technology that you are going to work on. As you go into lower technologies the number of layers that are going to be used and the DRCs to be satisfied will get complex.

1. Min and Max width of Different layers (Metal, Poly, Diffusion etc.,)
2. Min and Max spacing between different layers
3. Dimensions of VIA and Contacts
4. Min area of different layers (Metal, Diffussion, N-well)
5. N-Implant, P- Implant, Vt layer, N-well DRCs which will include min area, abutment, Overlap, spacing and width)
6. Dummy poly width and spacing DRCs
7. LUP- Latch-up (Related to substrate or body connection)
8. Density DRCs


You can refer DRM from respective foundry for detailed information
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top