Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

commom centroid geomentry

Status
Not open for further replies.

swathi0356

Newbie level 6
Joined
Dec 13, 2005
Messages
14
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,281
Activity points
1,441
centroid matching

what is actually the common centroid geomentry and where is it used
 

common centroid layout technique

common centroid geometry is often used in instances like current mirror or any form of mirroring.

split the fingers of the transistors evenly in order for both sides of the mirror to achieve matching

see attached article for more info
 

Attachments

  • url_161.pdf
    75 KB · Views: 61

common centroid technique is used for matching purposes. Where, two transistors that need matching .matching means,, the process gradients should be equally felt by the two transistors that need to be matched. For this to be achieved ,, especially in the case of Differential pair matching, common centroid layout techniques are used. Common centroid is analogous to centre of mass. ie,,
if M1 and M2 are two transistors that needed to be matched, then they are digitated to fingers. And the fingers of M1 and fingers of M2 are placed in such a fashion that , the centre of mass of M1 and centre of mass of M2 are both same. This is analogous to common centroid. While providing the interconnects with metals and poly, care has to be taken to ensure that even the mass of the metals also have the same centre of masss. This kind of architecture gives a good matching.

To know what are the various styles of putting it,, refer Alan Hastings Art of Analog Lyout
 

this technique is used for matching transitors such that the process variations cancels in either direction. For more information read Alan Hastings book.
 

as the name implies this technique constructs two devices symetrically about a common centre in the layout

the effect of process gradients is cancelled ib both x & y directions

while manufacturing is done due o the accuracy of the tool there exists a problem of mismatch btween the transistors.

so in the case of differential pair the should be matched
 

it is used for matching purpose for any alements in an IC.
because mismatch is due to different things that the most
important of them is ingrediants.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top