Dear all,
I have an ADC design in cadence virtuoso which is at transistor level. I would like to perform some operations on this output of the ADC. Is there anyway that i can write a verilog code (not verilog-a) to further process these output bits and combine that with my circuit designed in virtuoso?
TIA
Yes, it is. Take interest in the mixed mode simulations. You will need an ams simulator. In virtuoso IC installation directory you should have documentation for it (you can find it directly from CIV, too)