Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

CMOS process of Low,High,Reguar,Zero Vt

Status
Not open for further replies.

myem

Full Member level 2
Joined
Dec 12, 2003
Messages
127
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
972
low vt process

about CMOS process
what is the differenct of Low,High,Reguar,Zero Vt ?

thanks
 

rfsystem

Advanced Member level 3
Joined
Feb 25, 2002
Messages
910
Helped
149
Reputation
294
Reaction score
37
Trophy points
1,308
Location
Germany
Activity points
9,548
The threshold voltage of the MOS is defined by different implants. In some processes the zeroVt is only avaible for NMOS or PMOS.

For digital MOS reducing the threshold makes the circuit faster but increases the leakage current. The ZeroVt does not switch off anyway.

Some analog circuits could be better build with zeroVt.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top