Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

CMOS Power dissipation

Status
Not open for further replies.

Ponmalar21

Newbie level 4
Joined
Dec 18, 2014
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
29
What is the main reason for CMOS having low power consumption compare to P-MOS and N-MOS?? Is there any fabrication difficulty in that??
 

A purely historical question, nobody makes NMOS (or PMOS) only ICs these days.

The answer should become obvious with a brief review of logic family design principles. NMOS and PMOS are using load resistors which involve permanent quiescent currenr, CMOS doesn't. https://en.wikipedia.org/wiki/Logic_family
 
The complimentary operation is that at any given point of time only one MOS is On.Hence the standing/quiescent current thru the MOS is minimized.This results in reduction of static power disipation
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top