Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

clock tree & physical tree?

Status
Not open for further replies.

triquent

Full Member level 3
Joined
Oct 13, 2004
Messages
166
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
1,826
what's the difference between the clock tree and physical tree in place and route?
 

for most clock tree, it need small skew, small transition. but on the contrary, the physical tree do not need these. common physical trees are reset or high-fanout net. You can use tool's internal optimize engine to route high fanout net. But for clock, it must use clock tree synthesis(CTS) to generate clock tree. Synopsys Physical Compiler have the ability of design physical tree. You can refer the doc.
Good luck
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top