clock, sampling accuracy and jitter

Status
Not open for further replies.
S

svensl

Full Member level 1
Joined
Mar 25, 2005
Messages
99
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
2,202
My question is regarding the accuracy of timing (clocking) in digital circuits considering non-idealities such as jitter. For example, I want to sample the digital out of a circuit at precicely every sampling instant Ts. To what accuracy (speed) can I do that, or how fast can I run my clock before I run into difficulties.

Thanks,
 

it is specified in datasheet of any digital logic (ICs).
these paramete include setup time, hold time, rise time, fall time, clock high & low time.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…