Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Clock recovery circuit?

Status
Not open for further replies.

SPOORTHI GANGARAJ

Newbie level 6
Joined
Sep 7, 2011
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,358
HEY,I am doing a project where the BPSK demodulated output is given to clock recovery circuit,in this i m using a BPF (fc=4KHz) and VCO(32KHz) to divide this frequency i m using 4KHz divider and 2KHz divider separately is there any alternate method to divide 32KHz???or any one divider is enough??
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top