Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

clock port high transition

Status
Not open for further replies.
S

sos...

Newbie level 1
Joined
Apr 1, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,285
preCTS i meet clock port high transition ,then the cells have large delays(2000ns~3000ns) in clock paths ，but i wirte set_clock_transition 0.5 ,now,how can i do.(i use Astro)
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top