praveenkrs
Newbie level 2
- Joined
- Feb 5, 2010
- Messages
- 2
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Location
- Los Angeles, CA
- Activity points
- 1,296
Hi,
I'm synthesizing a digital core using Synopsys DC, with a given clock, and I will later use this clock to drive the next blocks. Since the network will introduce a clock latency, I wanted a dedicated clock out port which outputs this delayed clock.
How do I go about it?
I tried to just to put a buffer and output the buffer output, but I'm guessing that's not a right way, as even that is not the right clock.
Any suggestions?
I'm synthesizing a digital core using Synopsys DC, with a given clock, and I will later use this clock to drive the next blocks. Since the network will introduce a clock latency, I wanted a dedicated clock out port which outputs this delayed clock.
How do I go about it?
I tried to just to put a buffer and output the buffer output, but I'm guessing that's not a right way, as even that is not the right clock.
Any suggestions?
