Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

clock newwork dealy problem

Status
Not open for further replies.
S

sophiefans

Member level 3
Member level 3
Joined
Jun 12, 2006
Messages
59
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,748
after 'skew_opt' and 'optime_clock_tree', clock network delay (propagated) in ICC increase, what does this mean? How i can improve it?
 

It is tradeoff between skew and clock tree depth
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top