Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

clock multiplication by 2

Status
Not open for further replies.

kalaiyarasan

Member level 1
Joined
Jun 30, 2010
Messages
33
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Location
hyderabad
Activity points
1,454
how to implement clock multiplication by 2 in digital

phase shifting the clock by 90 degree and xor results in multiply by 2..

if this is the answer how to do phase shift

thanks in advance
 

The obvious answer is to use a PLL. You can try the good old 4046, or the newer 74hc4046. https://www.onsemi.com/pub/Collateral/MC74HC4046A-D.PDF

But you can also use for example two one-shots (choose the timeout carefully), one treiggered on the rising edge, the other on the falling edge of the input signal. By OR-ing the outputs you obtain twice the input frequency. The duty-cycle will not be exactly 50%, nor very stable, though.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top