Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Clock Gating Check in STA

Status
Not open for further replies.

atlaakreddy

Junior Member level 2
Joined
Mar 27, 2017
Messages
23
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
155
1) I am new to STA. I know that Clock gating is used to save the Switching Power by shutting down the clocks to the registers when not needed. But if there is an inverter in the gated clock signal just before it reaches the sink pin of the registers, the inverter will turn the clock signal to be high and so the register will be ON eventually. How does clock gating saves the power in this case?

2) Also how come we identify an aggressor net based upon Drive Strength, Frequency and voltage?

3) Will there be any crosstalk between 2 nets if they have same voltage and different drive strength?

I am seeking a clear explanation with an example.

Thank you all.
 

ThisIsNotSam

Advanced Member level 5
Joined
Apr 6, 2016
Messages
2,193
Helped
383
Reputation
766
Reaction score
396
Trophy points
83
Activity points
11,243
1) clock gating implementation takes care of that. There typically is an enable signal that is ended with the clock signal, so the scenario you propose doesn't really happen. STA is clock gating aware.

2-3) yes. crosstalk does not depend only on voltage levels and strength, the actual transition matters.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top