Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Clock fail detector circuit in digital electronics

Status
Not open for further replies.

tv123

Junior Member level 3
Joined
Mar 16, 2015
Messages
27
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
162
Can anybody help me design a clock fail detection cicuits without using delay lines.
I came across the attached circuit which can detect the clock failure of a high frequency clock used as clock1 with the help of a good low frequency clock named clock2.
My doubt is whether i can detect the failure of the low frequency clock with the help of a good high frequency clock?
I have attached waveform of the below circuit and my requirement is the reverse.
Pls help
cf.pngnew2.png
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top