Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Class D Amplifier Power Stage and Open Loop and Closed Loop Characteristics

Akanimo

Advanced Member level 3
Joined
Aug 30, 2016
Messages
707
Helped
127
Reputation
254
Reaction score
126
Trophy points
43
Activity points
4,770
I have posted this thread to gather any information that anyone feels is important about the design of Class D audio amplifier, both of the power stage and of the feedback loop. Please feel free to drop your comments. Any random comment in the subject is welcome.
--- Updated ---

References to good books, web pages and documents, and videos on the subject are also welcome.
 
Last edited:

KlausST

Super Moderator
Staff member
Joined
Apr 17, 2014
Messages
18,761
Helped
4,184
Reputation
8,370
Reaction score
4,120
Trophy points
113
Activity points
123,389
Hi,

I wonder whether there are polyphase class D amplifiers. Controlled by an FPGA with advanced algorithm to reduce noise while getting high upper cutoff frequency and high dV/dt but filtered analog output.

Klaus
 

Audioguru

Advanced Member level 5
Joined
Jan 19, 2008
Messages
9,115
Helped
2,115
Reputation
4,224
Reaction score
1,939
Trophy points
1,393
Location
Toronto area of Canada
Activity points
57,260
I haven't designed a linear amplifier since excellent ones became available as ICs and are inexpensive.
Today, there are many excellent class-D amplifier ICs available, also inexpensive.
Why would anybody want to design or copy one? For school work?
 

Akanimo

Advanced Member level 3
Joined
Aug 30, 2016
Messages
707
Helped
127
Reputation
254
Reaction score
126
Trophy points
43
Activity points
4,770
Likening SMPS to the Class D amplifier, and owing to the fact that I have an understanding of SMPS independent of controller ICs, I believe I could get to understand the Class D amps pretty well too if some key factors are pointed out to me.

I am already digging into the subject and I have gotten hold of what happens in the power stage. I still need to understand how its feedback loop operates.

well, the major aim is that I might be able to digitize the amp along with other functionalities in a single chip.
 

Akanimo

Advanced Member level 3
Joined
Aug 30, 2016
Messages
707
Helped
127
Reputation
254
Reaction score
126
Trophy points
43
Activity points
4,770
For SMPS, we tend to desire a constant output voltage against all perturbations. For the Class D amp, we seem to desire the output voltage to mimic 'perturbations' (i.e. the changing input signal) and, in some cases, voltage feedback is taken at the switch-node contrary to what's done with SMPS.

This seem to make the transfer functions somewhat more complicated. Any idea what the transfer functions would be like?
 

schmitt trigger

Advanced Member level 5
Joined
Apr 17, 2013
Messages
2,702
Helped
853
Reputation
1,710
Reaction score
836
Trophy points
1,393
Activity points
18,174
Both TI and STMicro have app notes with plenty of good information.
Read them, a lot of your questions will be answered.
 

Easy peasy

Advanced Member level 5
Joined
Aug 15, 2015
Messages
2,794
Helped
1,008
Reputation
2,016
Reaction score
1,024
Trophy points
113
Location
Melbourne
Activity points
15,565
the transfer function desired is simply Vo = Av x Vin, for any normal range of load R, you set Av.
 

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top