Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

CKE signals during low power(DDR3)

Status
Not open for further replies.
zel

zel

Member level 5
Joined
Apr 5, 2007
Messages
90
Helped
13
Reputation
26
Reaction score
12
Trophy points
1,288
Location
Kuala Lumpur, Malaysia
Activity points
1,714
Hi guys,
do anybody know, when Power Down, what happened to CKE_n signals of the DDR3? are all the CKE signals enabled at a same time?
 

Status
Not open for further replies.

Similar threads

A
Reasoning behind active low signals
Replies
2
Views
1K
FvM
FvM
S
Hierarchically forcing VHDL signals during simulation
Replies
7
Views
3K
std_match
S
K
[SOLVED] Active high and active low signals
Replies
1
Views
1K
dpaul
dpaul
D
writing a vhdl/verilog program for ddr3 power up initialization
Replies
6
Views
2K
dmx-512
D
anoop12
Why active low signals are used in digital design?
Replies
1
Views
3K
IanP
I
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top