Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Chip design and memory issues at low voltages

Status
Not open for further replies.

ameed

Advanced Member level 4
Joined
Jun 28, 2007
Messages
106
Helped
6
Reputation
12
Reaction score
1
Trophy points
1,298
Location
INDIA
Activity points
1,931
hi,


Particularly at low voltages, chip designers are going to have to talk with their memory

vendors. They may need to employ techniques like read- and write-assist in order to find a

design that will yield.

can anyone suggest about that.

thanx.
 

Re: chip design

Sorry I dont think so

Pepole approach memory vendors for MBIST etc
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top