Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Charges on Switched Capacitor Circuit

Status
Not open for further replies.

nxing

Advanced Member level 1
Joined
May 10, 2004
Messages
421
Helped
25
Reputation
50
Reaction score
10
Trophy points
1,298
Location
China
Activity points
2,856
Hello
I have a basic question regarding switched-capacitor integrator circuit, look at the attached drawing (from Paul Gray's book, chapter 6). on the top phase (sample phase), I am wondering what's the charge at right plate of C1? I am thinking because it's connected to ground (or any DC voltage), there should be no Charge, if that is the case, why we say at integrating phase (low drawing), the charge will be dumped to capacitor C2?

Thanks,

 

Hi nxing,

the answer is simple: During the sample phase the feedback capacitor must be discharged to be prepared to the next period (with charge transfer).
However, this assumes that the charge from the last period has been transferred before to the next stage which acts as a sample-and-hold stage (sample phase of the second stage). OK?
LvW

That means, you never can treat a S/C integrator as a separat and isolated stage because, in reality, it always is operated in conjunction with some other circuitry.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top