Channel length tracking problem faced when laying out the Nmos and Pmos

Status
Not open for further replies.
lay out N mos Pmos

would you be more specific in your question....
 

lay out N mos Pmos

it is related to layout and i want to know the channel length tracking problem faced while laying out the Nmos and p mos say of an inverter
 

Re: lay out N mos Pmos

fingering technique reduce gate resistance ..which directly propotinal to time delay.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…