Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
a false path is use to tell STA tools not to analyze this path.
this path is your design's feature, such as reset path, ATPGEN path.
these path can not be removed from your design, because it is useful to your design. you must keep them.
If you find some false path is not useful, maybe you can remove them.