Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
When a CTI is generated in ASITIC, theres no terminal of center tapped is drawn, it should be extended in VLE upon the exporting the CIF file. The lumped component model is generated assuming it is a typical two terminal inductor, basically you have to divide the inductance and series resistance by 2 and tapped the output from the center with the parasitics. Hope this helps.