(cell designers) Bias voltage reducing factors in CMOS

Status
Not open for further replies.

vikramc98406

Full Member level 1
Joined
Nov 30, 2007
Messages
97
Helped
8
Reputation
16
Reaction score
6
Trophy points
1,288
Activity points
1,939
Anyone give me more details of how the trend of bias voltage reduction happening.

Earlier 5v MOS transistors there there , now a days as the shrinkage in MOS devices, applied bias voltage is also reducing to 1.8, 1.35 and so on.

On what factors these values change.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…