Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

CDR stimulation problem

Status
Not open for further replies.

iccc

Newbie level 4
Joined
Apr 14, 2007
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Shanghai
Activity points
1,324
stimulations problem

I have designed CDR(clock and data recovery) using PLL with linear PD which is different from binary PD.
After extracted from layout ,the *.sp files are stimulated by Hspice.
All the components of the circuit work well respectively.
But when they constitute the loop, the frequency of VCO doesn't change with the fluctuation of VCO control votage.
Is it close-loop stability problem?By the way,the schematic circuit stimulation is ok.
Any helps are appreciated.

Kurt Lee
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top