Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Capacitance of PADs. An estimation???

Status
Not open for further replies.

palmeiras

Full Member level 6
Joined
Feb 22, 2010
Messages
375
Helped
61
Reputation
122
Reaction score
50
Trophy points
1,308
Location
South America
Activity points
4,199
Hi guys,

What is the expected capacitance of PADs (Planar pads used for bond wire)? For instance, 60 um x 60 um? This value depends on the process, the number of layers, and so on… But when simulating our circuit, it is needed to have estimation before going to the layout. How much would I consider it?

Thanks in advance,
 

Pad construction varies a lot. Even wirebond and bump pads in the same
process, may have different material stacks.

I think you want to draw a cross-section of the pad you are going to use,
and determine the dielectric thickness between the bottom-most plate and
substrate; from there it's pretty straight calculation, it's the physical detail
that is key.

You may find that the ESD protection dominates the capacitance if the pad
is only upper metal layers.
 
Hi,

you can assume approx. 60-80fF for one pad to substrate.

Best regards
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top