Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Can you tell why need two flipflop to synchronize the asynchronous reset ?

Status
Not open for further replies.

owen_li

Full Member level 3
Joined
Jul 22, 2007
Messages
151
Helped
17
Reputation
34
Reaction score
15
Trophy points
1,298
Activity points
2,314
Hi guys.

When designing an asynchronous digital design, can you tell why need two flipflop to synchronize the asynchronous reset ?

Can we just use one flipflop to synchronize the asynchronous reset for the internal flipflop use ?

Thanks!
 

feel_on_on

Full Member level 5
Joined
Apr 29, 2005
Messages
284
Helped
6
Reputation
12
Reaction score
4
Trophy points
1,298
Activity points
3,234
two stage flipflop for asynchronous signal,remove metastability
 

owen_li

Full Member level 3
Joined
Jul 22, 2007
Messages
151
Helped
17
Reputation
34
Reaction score
15
Trophy points
1,298
Activity points
2,314
Can you explain it more detailed ?
Thanks!
 

rca

Advanced Member level 4
Joined
May 20, 2010
Messages
1,485
Helped
355
Reputation
710
Reaction score
328
Trophy points
1,363
Location
Marin
Activity points
8,522
You could find on internet some article about meta stability issue in electronic design. Two flip flops is a minimal to reduce dramatically the statistic to have an issue when a signal goes from one clock domain to another one clock domain.
 

barry

Advanced Member level 5
Joined
Mar 31, 2005
Messages
5,341
Helped
1,133
Reputation
2,278
Reaction score
1,150
Trophy points
1,393
Location
California, USA
Activity points
29,198
You don't need to synchronize an asynchronous reset. That's why it's called ASYNCHRONOUS. It is a non-clocked signal.
 

owen_li

Full Member level 3
Joined
Jul 22, 2007
Messages
151
Helped
17
Reputation
34
Reaction score
15
Trophy points
1,298
Activity points
2,314
Hi barry.

If you dont synchronize the asynchronous reset, how can you guarantee the reset signal can arrive at all registers within one clock cycle ?

Thanks!
 

ganeshwani

Newbie level 3
Joined
Dec 23, 2011
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,293
Hello ..
Can metastability be avoided using fuzzy logic..
Can we afford transmission time delay of few microseconds to process the signal using fuzzy logic...
 

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
49,114
Helped
14,378
Reputation
29,020
Reaction score
13,129
Trophy points
1,393
Location
Bochum, Germany
Activity points
283,133
The initial question is already misleading you are obviously talking about synchronous digital designs with asynchronous reset.

You don't need to synchronize an asynchronous reset. That's why it's called ASYNCHRONOUS. It is a non-clocked signal.
The discussion is about technics rather than semantics. It's called asynchronous, because it feeds the asynchronous reset input of registers. Although it's not a clocked signal, it needs to satisfy setup and hold timing requirements, otherwise the reset result will be unpredictable. This is usually achieved by releasing the reset synchronously to clock.

If you dont synchronize the asynchronous reset, how can you guarantee the reset signal can arrive at all registers within one clock cycle ?
Yes, that's the point. The reason for the second FF is metastability avoidance, as already explained.
Can we afford transmission time delay of few microseconds
You are talking about a transmission line of a few hundred meters length. But besides affording it, it seems pretty useless.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top