can someone help me in synthesis of the attached design

Similar threads

• A

  How can I run verilog code with data at a specific time in the past?

  • Started by alexis57
  • Jan 28, 2024
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• X

  VHDL Testbench (Weird output in the simulation)

  • Started by Xenon02
  • Jan 21, 2024
  • Replies: 18

  PLD, SPLD, GAL, CPLD, FPGA Design
• H

  [SOLVED] Could someone help me find where the combinatorial loop is in my code?

  • Started by hobbskw
  • Apr 15, 2022
  • Replies: 4

  PLD, SPLD, GAL, CPLD, FPGA Design
• D

  [SOLVED] VHDL code bug in sim - please help me

  • Started by daniel bet
  • Feb 17, 2023
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• S

  Cannot identify inferring latches in code

  • Started by sims0702
  • Apr 12, 2024
  • Replies: 10

  PLD, SPLD, GAL, CPLD, FPGA Design