Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi. I'm trying to design a cmos ptat2 current generator. And I took a look in the book which nile_king have mentioned. The scheme of this generator is on the picture. So, the book says, that transistors (each of them NMOS) T1 and T2 are working in the subtreshold region. So, pls can somebody tell me how to get T2 into subtreshold region? Cause that means that both Vgs ans Vds of T2 are lower than Vthreshold. So I should push Vds towards lower voltages but dunno how. :S
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.