Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Can ncxlmode used to compile vhdl model or mixed languaged ?

Status
Not open for further replies.

yoda

Newbie level 1
Joined
Dec 8, 2005
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
Hi, is ncxlmode able to compile VHDL model?

I use the following command to compile Verilog and vhdl. Verilog passed. but when the tool see .vhd, it doesn't change to ncvhdl. Anything wrong with my setting on command line below?
I have set the VHDL_SUFFIX to (.vhd) in my hdl.var
ncxlmode \
+mixedlang \
+cdslib+cds.lib\
+hdlvar+hdl.var\
time.v \
-f ./verilog_files \
-f ./vhdl_files\
+access+rw \
+notimingcheck \
-l ncxlmode.log

Appreciate all helps provided. Thanks much!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top