Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

can fork/join be nested in systemverilog

Status
Not open for further replies.

hzhang96

Newbie level 3
Joined
Nov 5, 2009
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
ca
Activity points
1,302
Can fork/join be nested in systemverilog?
For example, I have

fork

fork
test1;
timer1;
join any

fork
test2;
timer2;
join any

join


Is it legal?
Also , what is the lastest systemlog version?
Is it 3.1a?
Any link to the latest one?
 

Syswip

Advanced Member level 4
Joined
Nov 11, 2009
Messages
119
Helped
12
Reputation
24
Reaction score
4
Trophy points
1,298
Activity points
1,859
The latest VCS and QuestaSim are supporting your example.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top