Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

can ANALOG CIRCUITS in VHDL

Status
Not open for further replies.

rakesh_aadhimoolam

Full Member level 4
Joined
Mar 14, 2006
Messages
206
Helped
19
Reputation
38
Reaction score
2
Trophy points
1,298
Activity points
2,751
can we be able to design OPERATIONAL AMPLIFIERS in VHDL.....

if so plz can someone say me......

thank 'u' all
 

rakesh_aadhimoolam said:
can we be able to design OPERATIONAL AMPLIFIERS in VHDL.....

if so plz can someone say me......

thank 'u' all

HDL:Hardware Description Language
As far as I know,It's used to describle Digital Logic,not for Analog.

you may refer to "The IEEE Verilog 1364-2001 Standard"
 

yes we can do modelling of analog components just like vhdl code using VHDL -AMS
 

I think you can use VHDL-AMS to model your design. But you must have th software supporting it.
 

VHDL and Verilog are for digital design only
but VHDL-AMS (analog mixed signals) can be used for analog and digital designs

Salma:D
 

it is only used for designing digital logic.if u need OP,u should connect it externally.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top