Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Calibre RC extraction question

Status
Not open for further replies.
P

pbs681

Full Member level 3
Joined
Aug 19, 2004
Messages
173
Helped
15
Reputation
30
Reaction score
3
Trophy points
1,298
Activity points
1,278
rc extraction result

Hi,
Currently I am running post layout simulation for my ring osc. I did 2 different parasitic extraction. First is C only and the second one is RC. Then I run the simulation to find the gate delay of the gate. The problem is, the results from RC extraction simulation is faster than C only extraction. The difference is in the factor of 2. I think, simulation with RC should be slower than C only. I don't know wheter my layout or the extraction deck that has problem...... . Any idea?
 

calibre post layout simulation

pbs681 said:
Hi,
Currently I am running post layout simulation for my ring osc. I did 2 different parasitic extraction. First is C only and the second one is RC. Then I run the simulation to find the gate delay of the gate. The problem is, the results from RC extraction simulation is faster than C only extraction. The difference is in the factor of 2. I think, simulation with RC should be slower than C only. I don't know wheter my layout or the extraction deck that has problem...... . Any idea?
Click to expand...

Generally, it is true that RC is slower than C only ...

But, there is exceptions, please compare the netlist with extracted parasitics...

If you post it, I can take a look
 

cougar168 said:
pbs681 said:
Hi,
Currently I am running post layout simulation for my ring osc. I did 2 different parasitic extraction. First is C only and the second one is RC. Then I run the simulation to find the gate delay of the gate. The problem is, the results from RC extraction simulation is faster than C only extraction. The difference is in the factor of 2. I think, simulation with RC should be slower than C only. I don't know wheter my layout or the extraction deck that has problem...... . Any idea?
Click to expand...

Generally, it is true that RC is slower than C only ...

But, there is exceptions, please compare the netlist with extracted parasitics...

If you post it, I can take a look
Click to expand...
Hi Cougar,
Thanks for the reply..... what is the exceptions....

Added after 3 hours 57 minutes:

what is the difference between lumped C and Distribted RC extraction?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top