Calibre LVS VDD! for digital block and VDDD for analog block

snfvsd · Nov 17, 2012

Hi All,

I am trying to do top level CALIBRE LVS for a mixed signal chip. The digital block netlist (created by PNR tool) returns a netlist in which the standard cells use VDD! and VSS! notation, for e.g. a cellnetlist from the standard cell library does does not have power pins defined in the cell pins. In the analog block I just use VDDD and GNDD.
Currently I get incorrect port errors and CALIBRE finds VSS!, VDD! in the source but not in layout (in the top digital layout I have connected digital power to VDDD and GNDD). My feeling is that I have to somehow edit the netlist to map GNDD to VSS! and VDDD to VDD!. I have already tried to add this to the cdl netlist:

.GLOBAL VDD! VSS!
.CONNECT VSS! GNDD
.GLOBAL VDD! VDDD

Any ideas will be helpful!

cop02ia · Nov 19, 2012

Hi,

"GLOBAL" is used in the netlist because your standard cells has pins to both "VDD!" & "VSS!".

The tool is just regarding "VDD!" & "VDDD" as separate nets (similarly with your grounds).
I believe the issue is due to the tool thinking you're shorting unrelated nets.

Is it intentionally in your design to connect the analog & digital power directly (same for the ground)?

I-FAB

Prashanthanilm · Dec 13, 2012

snfvsd said:
Hi All,

I am trying to do top level CALIBRE LVS for a mixed signal chip. The digital block netlist (created by PNR tool) returns a netlist in which the standard cells use VDD! and VSS! notation, for e.g. a cellnetlist from the standard cell library does does not have power pins defined in the cell pins. In the analog block I just use VDDD and GNDD.
Currently I get incorrect port errors and CALIBRE finds VSS!, VDD! in the source but not in layout (in the top digital layout I have connected digital power to VDDD and GNDD). My feeling is that I have to somehow edit the netlist to map GNDD to VSS! and VDDD to VDD!. I have already tried to add this to the cdl netlist:

.GLOBAL VDD! VSS!
.CONNECT VSS! GNDD
.GLOBAL VDD! VDDD

Any ideas will be helpful!

You Should have one global VDD/VDDO and VSS/VSSO> and for these you should have double guard ring(Deep N-well) for isolation purpose.

process_geek · Dec 26, 2012

snfvsd said:
Hi All,

I am trying to do top level CALIBRE LVS for a mixed signal chip. The digital block netlist (created by PNR tool) returns a netlist in which the standard cells use VDD! and VSS! notation, for e.g. a cellnetlist from the standard cell library does does not have power pins defined in the cell pins. In the analog block I just use VDDD and GNDD.
Currently I get incorrect port errors and CALIBRE finds VSS!, VDD! in the source but not in layout (in the top digital layout I have connected digital power to VDDD and GNDD). My feeling is that I have to somehow edit the netlist to map GNDD to VSS! and VDDD to VDD!. I have already tried to add this to the cdl netlist:

.GLOBAL VDD! VSS!
.CONNECT VSS! GNDD
.GLOBAL VDD! VDDD

Any ideas will be helpful!

simple way is rename the Source name such that they are of pattern VSS: or VDD: (Like VSS:0 and VSS:3) and then add following lines to your LVS rule file
VIRTUAL CONNECT COLON YES
VIRTUAL CONNECT NAME "VDD" "VSS"
Or if you want to use the same name use LVS power name and ground name statement inside Rule file. Search for it in SVRF. Modifying anything in netlist won't work.

Calibre LVS VDD! for digital block and VDDD for analog block

snfvsd

Junior Member level 1

cop02ia

Member level 5

Prashanthanilm

Full Member level 5

process_geek

Newbie level 4

Similar threads

Calibre LVS VDD! for digital block and VDDD for analog block

snfvsd

Junior Member level 1

cop02ia

Member level 5

Prashanthanilm

Full Member level 5

process_geek

Newbie level 4

Similar threads

Privacy & Transparency

Privacy & Transparency