Calculate parasitic before layout in UMC 0.18 process?

Status
Not open for further replies.
G

Grecs

Newbie level 6
Joined
Jan 7, 2013
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,383
I am interested in creating a design that takes into account capacitance parasitics in some nodes of the circuit. How am I supposed to know the parasitics roughly before the layout? Is it ok if I just use a grounded capacitor in connection with that node? And what is going to be its value??? I dont want something very accurate I just need something to get started.
 


I think for a 0.18µ process this could result in a rough but quite good first-order estimation. Essentially use the wire connection (routing) capacitances. The PDK should give you the appropriate cap/metal-area values.
 

The parasitics I am seeking (without any success), are those from a metal 1 node to the substrate (the capacitance). Is there anyway to find that? Is it some pF or fF? Is it Cox * w * L of the wire?
 

If you can't get these values from UMC, you could e.g. use these published values from a (size-wise) similar process (scroll down to CAPACITANCE PARAMETERS).

Should be good enough for approximate parasitics. Your equation is correct. For even more accuracy, don't forget the fringe contributions.
 
Reactions: Grecs

    G

    Grecs

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…