Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

cadence verilog AMS, verilog ams compilation failed

Status
Not open for further replies.

CadenceUser888

Newbie level 3
Joined
Oct 17, 2006
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
In cadence, no verilog-ams file can't be compilable, did anyone meet the kind of probleme ? like below :

ERROR: Netlister: unable to descend into any of the views defined in the view list: "spectre cmos_sch cmos.sch schematic veriloga ahdl"
Either add one of these views or modify the view list to contain an existing view.


Thanks
 

tsinghua

Full Member level 4
Joined
Dec 30, 2003
Messages
222
Helped
23
Reputation
46
Reaction score
3
Trophy points
1,298
Activity points
1,111
You should use ams simulator. It seems that you have chose spectre. Spectre can only support veriloga.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top