Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I've designed a CMOS power amplifier. I'm unable to simulate PAE graph, I've chosen all the ports, but the bottom part of the direct plot form shows ERROR: /PORT1/PLUS is not a kept output. May I know what is the error means?
Thanks.
**broken link removed**
I've chosen all the ports, but the bottom part of the direct plot form shows ERROR: /PORT1/PLUS is not a kept output. May I know what is the error means?
This error looks like invalid user.
You are pointing to terminal PLUS of instance PORT1, which has not been saved as output (currents are not saved by default) or, tool require you to select port not port terminal.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
