Cadence: Unable to plot PAE graph

Status
Not open for further replies.
X

Xxy

Newbie level 6
Joined
Oct 22, 2020
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
96
Hi,
I've designed a CMOS power amplifier. I'm unable to simulate PAE graph, I've chosen all the ports, but the bottom part of the direct plot form shows ERROR: /PORT1/PLUS is not a kept output. May I know what is the error means?
Thanks.
**broken link removed**
 

Attachments

  • PAE.PNG
    15.9 KB · Views: 197

Xxy said:
I've chosen all the ports, but the bottom part of the direct plot form shows ERROR: /PORT1/PLUS is not a kept output. May I know what is the error means?
Click to expand...
This error looks like invalid user.
You are pointing to terminal PLUS of instance PORT1, which has not been saved as output (currents are not saved by default) or, tool require you to select port not port terminal.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…