I am using the Cadence simulation toolset (ncelab, ncvlog) and trying to bind individual test programs to my testbench, but I am encountering problems at elaboration.
But what if your test program has no ports, and drives everything via a commonly instanced module? Can you use configs & lib maps with the cadence tool set? It would be nice to have everything compiled into one library, and then run programs at will.
But what if your test program has no ports, and drives everything via a commonly instanced module? Can you use configs & lib maps with the cadence tool set? It would be nice to have everything compiled into one library, and then run programs at will.
If you have the energy to investigate, I highly recommend you look at OVM - its test (OVM_TESTNAME) mechanism is precisely meant for this. I don't know how well it works on IUS< but works fine on Questa and VCS. We use them in our trainings and OVM is selling like hot-cake indeed!