Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Cadence subcircuit simulation problem of initial condition

Status
Not open for further replies.

rlagusrb24

Newbie
Joined
Aug 6, 2016
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
58
Hi.

I have a problem that VCO simulation doesn't work when I set initial condition.

1.JPG

This VCO works well at schematic step. (All pins set to I/O) But when I load this circuit for subcircuit using symbol with initial condition, It doesn't work and error occurs.

When I clear up this initial condition, simulation works but result plot doesn't look like VCO as you know..

2.JPG
3.JPG
4.JPG

How can I solve this problem?
 

I'm quite sure that "100u<space>V" isn't a valid voltage quantity. You'll write 100u or 100uV.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top