surajsasidarn
Newbie level 4
- Joined
- Mar 6, 2012
- Messages
- 7
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Activity points
- 1,318
hi
how to synthesis a vhdl code which has hierarchy with cadence rtl compiler , can any one provide me with a sample tcl file
thanks in advance
how to synthesis a vhdl code which has hierarchy with cadence rtl compiler , can any one provide me with a sample tcl file
thanks in advance