surajsasidarn
Newbie level 4
hi
how to synthesis a vhdl code which has hierarchy with cadence rtl compiler , can any one provide me with a sample tcl file
thanks in advance
how to synthesis a vhdl code which has hierarchy with cadence rtl compiler , can any one provide me with a sample tcl file
thanks in advance