

## Introduction to CMOS VLSI Design

### Lab04: Logic Synthesis and Place and Route

Peter Kogge

Joseph Nahas

University of Notre Dame

Fall 2010

Eric Brunvand, *Digital VLSI Chip Design with Cadence and Synopsys CAD Tools*,  
Section 9.2 and Chapter 11

## Synthesis and Place and Route Process

- Synthesis (Cadence RTL Compile):
  - Convert Behavioral Verilog to Structural Verilog
- Place and Route (Cadence SOC Encounter)
  - Import the design and design files
  - Floorplan
  - Add Power Rings
  - Place Cells
  - First Timing Optimization
  - Add Clock Tree
  - Second Timing Optimization
  - Final Routing

Syn and Place & Route

CMOS VLSI Design

# 2

## Getting Started

- Start Xterm (not PuTTY) on UNIX/Linux system.
  - Do not start the Cadence environment – you will not need it.
- Copy the example files to your working directory
  - Change to your working directory
  - `cp -r /opt/nd/cadence/ncsu-cdk-1.5.1/lib/Lab04_Example` Note space and period  
i.e. copy to current directory
  - The directory Lab04\_Example should be copied to your directory.
  - `cd` to the Lab04\_Example directory
- The directory has the following files (among others):
  - counter.v – verilog description of a counter.
  - counter RTL.tck – a tcl script for the Cadence RTL Compiler.
  - UofU\_Digital\_v1\_2.lib – cell library (timing, power, functionality) file
  - UofU\_Digital\_v1\_2.lef – cell abstract file (cell layout)
  - syn-rtl – command file for RTL Compiler
  - syn-rtg – command file for RTL Compiler starting GUI
  - cad-soc – command file for Encounter
  - counter.io – list of pins in counter.v and desired location in layout

Syn and Place & Route

CMOS VLSI Design

# 3

## Structural Logic Synthesis Using the Cadence Encounter RTL Compiler

Syn and Place & Route

CMOS VLSI Design

Slide 4

## Encounter RTL Compiler Synthesis

- ❑ Inputs
  - Behavioral Verilog
  - Control Script (tcl)
- ❑ Outputs
  - Structural Verilog
  - List of cells
  - Power Estimate
  - Timing Estimate
  - SDC Timing File
  - RC Log File

Syn and Place & Route

CMOS VLSI Design

# 5

## 8 bit Counter

```
module counter (clk, clr, load, in, count);
parameter width=8;
input clk, clr, load;
input [width-1 : 0] in;
output [width-1 : 0] count;
reg [width-1 : 0] tmp;

always @(posedge clk or negedge clr)
begin
    if (!clr)
        tmp = 0;
    else if (load)
        tmp = in;
    else
        tmp = tmp + 1;
end
assign count = tmp;
endmodule
```

Syn and Place & Route

CMOS VLSI Design

# 6

## syn-rtl.tg This is the top-level run script

```
#!/bin/tcsh
#####
# Startup script for Cadence RTL Compiler
# Erik Brunvand, University of Utah
# Modified by J. Nahas, University of Notre Dame
#####

source /opt/und/cadence/.cadencerc

# remind the user where they are...
echo "Working directory is" $PWD

# Start icfb (pass args through if there are any)
rc -gui $argv
```

argv will be tcl script on next page

Syn and Place & Route

CMOS VLSI Design

Slide 7

## counter\_RTL.tcl (1/2) This is the tcl script run by the top level script. You will need to modify this part of the script for your project.

```
#####
# Script for Cadence RTL Compiler synthesis
# Erik Brunvand, 2008
# Modified by J. Nahas, UND, 2009
# Use with syn-rtl -f <tcl-script>
#####

# Set the search paths to the libraries and the HDL files
# Remember that "." means your current directory

# Attributes and Parameters are set:
set_attribute hdl_search_path { . } ;# Search path for Verilog files
set_attribute lib_search_path { /afs/nd.edu/i386_linux24/opt/und/cadence/ncsu-cdk-1.5.1/lib/
UofU_Digital_v1_2 } ;# Search path for library files
set_attribute library [list UofU_Digital_v1_2.lib] ;# Target Library in working directory
set_attribute information_level 6 ;# See a lot of warnings.

set myFiles [list counter.v] ;# All your HDL files
set basename counter ;# name of top level module
set myClk clk ;# clock name
set myPeriod_ps 10000 ;# Clock period in ps
set myInDelay_ps 250 ;# delay from clock to inputs valid
set myOutDelay_ps 250 ;# delay from clock to output valid
set runname RTL ;# name appended to output files

#####
## below here shouldn't need to be changed...
#####


```

Syn and Place & Route

CMOS VLSI Design

# 8

## counter\_RTL.tcl (2/2)

This is the working part of the script which should not need to be modified.

```
# Analyze and Elaborate the HDL files
read_hdl ${myFiles}                                # Read the files in the file list (counter.v)
elaborate ${basename}                               # start at module counter

# Apply Constraints and generate clocks
set_clock [define_clock -period ${myPeriod_ps} -name ${myClk} [clock_ports]] #define clock
external_delay -input ${myInDelay_ps} -clock ${myClk} [find / -port ports_in/*] # set delays
external_delay -output ${myOutDelay_ps} -clock ${myClk} [find / -port ports_out/*]

# Sets transition to default values for Synopsys SDC format,
# fall/rise 400ps
dc::set_clock_transition .4 ${myClk}

# check that the design is OK so far
check_design -unresolved
report timing -lint

# Synthesize the design to the target library
synthesize -to_mapped

# Write out the reports
report timing > ${basename}_${runname}_timing.rep
report gates > ${basename}_${runname}_cell.rep
report power > ${basename}_${runname}_power.rep

# Write out the structural Verilog and sdc files for use by Place and Route tool
write_hdl -mapped > ${basename}_${runname}.v          # structural file: counter_RTL.v
write_sdc > ${basename}_${runname}.sdc              # clock information file
```

Syn and Place & Route

CMOS VLSI Design

# 9

## Running RTL Compiler

- To make sure that you have the required Cadence environment, run the Cadence environment script:

- source /opt/und/cadence/.cadencerc

- start the RTL Compiler GUI with the counter\_RTL.tcl script:

- syn-rtlg -f counter\_RTL.tcl

- The RTL Compiler will generate a number of files and open its GUI:


- counter\_RTL\_cell.rep
    - counter\_RTL\_power.rep
    - counter\_RTL\_timing.rep
    - counter\_RTL.sdc
    - counter\_RTL.v
    - rc.cmd
    - rc.log

Syn and Place & Route

CMOS VLSI Design

# 10

## Encounter RTL Window opens




File->Update GUI to see synthesized logic

Syn and Place & Route

CMOS VLSI Design

Slide 11

## RTL Compiler GUI




Synthesized Logic

Syn and Place & Route

CMOS VLSI Design

# 12

## Save a Postscript of the Schematic




Syn and Place & Route

CMOS VLSI Design

Slide 13

## Save File Dialog




Syn and Place & Route

CMOS VLSI Design

Slide 14

## Schematic



Syn and Place & Route

CMOS VLSI Design

Slide 15

## Generated Files

Syn and Place & Route

CMOS VLSI Design

Slide 16

## Cell Report

Cells used in Structural Verilog

Gate	Instances	Area	Library
AND3X1	1	8.000	UofU_Digital_v1_2
DCBX1	8	144.000	UofU_Digital_v1_2
INVX2	6	18.000	UofU_Digital_v1_2
MUX2NX1	1	7.000	UofU_Digital_v1_2
MUX2X2	7	63.000	UofU_Digital_v1_2
NAND2X1	3	9.000	UofU_Digital_v1_2
NAND3X1	1	7.000	UofU_Digital_v1_2
NOR2X1	2	8.000	UofU_Digital_v1_2
NOR3X1	1	9.000	UofU_Digital_v1_2
XNOR2X1	3	24.000	UofU_Digital_v1_2
XOR2X1	4	32.000	UofU_Digital_v1_2
total	37	329.000	
Type	Instances	Area	Area %
sequential	8	144.000	43.8
inverter	6	18.000	5.5
logic	23	167.000	50.8
total	37	329.000	100.0

Syn and Place & Route      CMOS VLSI Design      # 17

## Timing Report

Pin	Type	Fanout	Load (fF)	Slew (ps)	Delay (ps)	Arrival (ps)
(clock clk)	launch				0	R
tmp_reg[1]/CLK				400		0 R
tmp_reg[1]/QB	DCBX1	2	88.6	496	+938	938 R
g96/A					+2	940
g96/Y	NOR2X1	3	119.5	484	+835	1776 F
g91/B					+1	1777
g91/Y	NAND2X1	3	147.7	472	+783	2560 R
g88/C					+2	2561
g88/Y	NOR3X1	1	61.7	494	+624	3185 F
g81/A					+3	3188
g81/Y	XOR2X1	1	46.4	220	+594	3783 F
g73/A					+2	3785
g73/Y	MUX2X2	1	45.6	135	+464	4249 F
tmp_reg[7]/D	DCBX1				+2	4252
tmp_reg[7]/CLK	setup			400	+202	4453 R
(clock clk)	capture					10000 R
Timing slack : 5547ps						
Start-point : tmp_reg[1]/CLK						
End-point : tmp_reg[7]/D						

Syn and Place & Route      CMOS VLSI Design      # 18

## counter\_RTL.v

Generated Structural Verilog for use in Place and Route  
(1/4)

```
// Generated by Cadence Encounter(r) RTL Compiler v06.10-s032_1

module counter(clk, clr, load, in, count);
  input clk, clr, load;
  input [7:0] in;
  output [7:0] count;
  wire clk, clr, load;
  wire [7:0] in;
  wire [7:0] count;
  wire n_0, n_12, n_13, n_14, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_23, n_24, n_25, n_26, n_27;
  wire n_28, n_29, n_30, n_31, n_32, n_34, n_35, n_36;
  wire n_37, \tmp[0], \tmp[1], \tmp[2], \tmp[6];
```

Syn and Place & Route      CMOS VLSI Design      # 19

## counter\_RTL.v (2/4)

```
DCBX1 \tmp_reg[6] (.CLR (clr), .CLK (clk), .D (n_37), .Q (), .QB (\tmp[6]));
DCBX1 \tmp_reg[7] (.CLR (clr), .CLK (clk), .D (n_36), .Q (count[7]), .QB ());
MUX2X2 g72(.A (n_34), .B (in[6]), .S (load), .Y (n_37));
DCBX1 \tmp_reg[5] (.CLR (clr), .CLK (clk), .D (n_35), .Q (count[5]), .QB ());
MUX2X2 g73(.A (n_31), .B (in[7]), .S (load), .Y (n_36));
DCBX1 \tmp_reg[4] (.CLR (clr), .CLK (clk), .D (n_32), .Q (count[4]), .QB ());
DCBX1 \tmp_reg[3] (.CLR (clr), .CLK (clk), .D (n_30), .Q (count[3]), .QB ());
MUX2X2 g74(.A (n_29), .B (in[5]), .S (load), .Y (n_35));
XNOR2X1 g80(.A (count[6]), .B (n_25), .Y (n_34));
MUX2X2 g77(.A (n_27), .B (in[4]), .S (load), .Y (n_32));
DCBX1 \tmp_reg[2] (.CLR (clr), .CLK (clk), .D (n_28), .Q (), .QB (\tmp[2]));
DCBX1 \tmp_reg[1] (.CLR (clr), .CLK (clk), .D (n_26), .Q (), .QB (\tmp[1]));
```

Syn and Place & Route      CMOS VLSI Design      # 20

## counter\_RTL.v (3/4)

```
XOR2X1 g81(.A (n_22), .B (count[7]), .Y (n_31));
MUX2X2 g76(.A (n_23), .B (in[3]), .S (load), .Y (n_30));
XOR2X1 g82(.A (n_20), .B (count[5]), .Y (n_29));
MUX2X2 g79(.A (n_18), .B (in[2]), .S (load), .Y (n_28));
XOR2X1 g85(.A (n_24), .B (count[4]), .Y (n_27));
MUX2X2 g83(.A (n_15), .B (in[1]), .S (load), .Y (n_26));
DCBX1 \tmp_req[0] (.CLR (clr), .CLK (clk), .D (n_16), .Q (), .QB(\tmp [0]));
NAND3X1 g89(.A (count[4]), .B (count[5]), .C (n_24),(n_25));
XNOR2X1 g84(.A (count[3]), .B (n_21), .Y (n_23));
NOR3X1 g88(.A (n_12), .B (n_19), .C (n_21), .Y (n_22));
NOR2X1 g87(.A (n_19), .B (n_21), .Y (n_20));
XNOR2X1 g90(.A (n_13), .B (count[2]), .Y (n_18));
MUX2NX1 g93(.A (count[0]), .B (n_0), .S (load), .Y (n_16));
AND3X1 g92(.A (count[3]), .B (count[2]), .C (n_14), .(n_24));
```

Syn and Place & Route

CMOS VLSI Design

# 21

## counter\_RTL.v (4/4)

```
XOR2X1 g94(.A (count[0]), .B (count[1]), .Y (n_15));
NAND2X1 g91(.A (count[2]), .B (n_14), .Y (n_21));
INVX2 g95(.A (n_14), .Y (n_13));
NAND2X1 g97(.A (count[6]), .B (count[5]), .Y (n_12));
INVX2 g111(.A (\tmp[1] ), .Y (count[1]));
NAND2X1 g98(.A (count[3]), .B (count[4]), .Y (n_19));
INVX2 g102(.A (\tmp[0] ), .Y (count[0]));
NOR2X1 g96(.A (\tmp[1] ), .B (\tmp[0] ), .Y (n_14));
INVX2 g107(.A (in[0]), .Y (n_0));
INVX2 g109(.A (\tmp[6] ), .Y (count[6]));
INVX2 g106(.A (\tmp[2] ), .Y (count[2]));
endmodule
```

Syn and Place & Route

CMOS VLSI Design

# 22

## SDC Timing File counter\_RTL.sdc

```
set sdc_version 1.5

# Set the current design
current_design counter

create_clock -name "clk" -add -period 10.0 -waveform {0.0 5.0} [get_ports clk]
set_clock_transition 0.4 [get_clocks clk]
set_input_delay -clock [get_clocks clk] -add_delay 0.25 [get_ports {in[0]}]
set_input_delay -clock [get_clocks clk] -add_delay 0.25 [get_ports {in[1]}]
set_input_delay -clock [get_clocks clk] -add_delay 0.25 [get_ports {in[2]}]
set_input_delay -clock [get_clocks clk] -add_delay 0.25 [get_ports {in[3]}]
set_input_delay -clock [get_clocks clk] -add_delay 0.25 [get_ports {in[4]}]
set_input_delay -clock [get_clocks clk] -add_delay 0.25 [get_ports {in[5]}]
set_input_delay -clock [get_clocks clk] -add_delay 0.25 [get_ports {in[6]}]
set_input_delay -clock [get_clocks clk] -add_delay 0.25 [get_ports {in[7]}]
set_input_delay -clock [get_clocks clk] -add_delay 0.25 [get_ports load]
set_input_delay -clock [get_clocks clk] -add_delay 0.25 [get_ports clr]
set_input_delay -clock [get_clocks clk] -add_delay 0.25 [get_ports clk]
set_output_delay -clock [get_clocks clk] -add_delay 0.25 [get_ports {count[0]}]
set_output_delay -clock [get_clocks clk] -add_delay 0.25 [get_ports {count[1]}]
```

This file is used in the Place and Route


Syn and Place & Route

CMOS VLSI Design

# 23

## Worst Timing Path

In the RTL Compiler GUI, select Report->Timing->Worst Path




Click on  
Save Icon

Syn and Place & Route

CMOS VLSI Design

# 24

## Save PostScript Window



Make sure that you check  
your save location.


Save Postscript of  
WorstCasePath

Syn and Place & Route

CMOS VLSI Design

Slide 25

## Worst Case Path



Syn and Place & Route

CMOS VLSI Design

Slide 26

## Exit the RTL Synthesizer

- File->Exit Tool

Syn and Place & Route

CMOS VLSI Design

Slide 27

## Place and Route Using the Cadence Encounter RTL to GDSII System

Syn and Place & Route

CMOS VLSI Design

Slide 28

## Place and Route

Place and Route is the process of:

- Selecting and placing standard logic cells in a layout based on a structural HDL (VHDL or Verilog) logic description.
- Interconnecting the cells into a circuit with metal interconnect.

Syn and Place & Route

CMOS VLSI Design

Slide 29

## Encounter Place and Route Process

### Open the Encounter Gui

- cad-soc
  - This is a command script
  - This must be in an xTerm window since X-Windows will be generated.

### Steps in Encounter

- Import the design and design files
- Floorplan
- Power Planning - Add Power Rings
- Place Cells
- First Timing Optimization
- Add Clock Tree
- Second Timing Optimization
- Final Routing

Syn and Place & Route

CMOS VLSI Design

CMOS VLSI Design

# 30

## cad-soc script

```
#!/bin/tcsh
#####
# Start the SOC Encounter place and route tool
# Erik Brunvand, University of Utah
#####

source /opt/und/cadence/.cadencerc

# remind the user where they are...
echo "Working directory is" $PWD

# Start encounter (pass args through)
encounter $argv
```


Note: typing encounter would do the same thing!

Syn and Place & Route

CMOS VLSI Design

Slide 31

## Encounter GUI



Physical View  
(cells and wires)  
Amoeba View  
Floorplan View  
(blocks)

Syn and Place & Route

CMOS VLSI Design

# 32

## Importing the Design

- ❑ The Design Import window sets up the Place and Route
- ❑ The following files are imported:
  - From Synthesis:
    - counter RTL.v
    - counter RTL.sdc
  - Input/Output Location file:
    - counter.io
  - Library Files:
    - UofU\_Digital\_v1\_2.lef
      - Library physical information
    - UofU\_Digital\_v1\_2.lib
      - Library timing information

Syn and Place & Route

CMOS VLSI Design

Slide 33

## counter.io File

```
# Pin assignments for counter example
Pin: clk E
Pin: clr E
Pin: load E

Pin: in[7] S
Pin: in[6] S
Pin: in[5] S
Pin: in[4] S
Pin: in[3] S
Pin: in[2] S
Pin: in[1] S
Pin: in[0] S

Pin: count[7] N
Pin: count[6] N
Pin: count[5] N
Pin: count[4] N
Pin: count[3] N
Pin: count[2] N
Pin: count[1] N
Pin: count[0] N
```

S = south or bottom

N = north or top

Slide 34

## UofU\_Digital\_v1\_2.lib

Over 8000 lines of code

This is the beginning of the library

```
/*
delay_model : typ
check_model : typ
power_model : typ
capacitance_model : typ
other_model : typ
*/
library(UofU_Digital_v1_2) {
    delay_model : table_lookup;
    in_place_swap_mode : match_footprint;

    /* unit attributes */
    time_unit : "ns";
    voltage_unit : "IV";
    current_unit : "mA";
    pulling_resistor_unit : "1kohm";
    leakage_power_unit : "1nW";
    capacitive_load_unit : "1.pF";

    slew_upper_threshold_pct_rise : 80;
    slew_lower_threshold_pct_rise : 20;
    slew_upper_threshold_pct_fall : 80;
    slew_lower_threshold_pct_fall : 20;
    input_threshold_pct_rise : 30;
    input_threshold_pct_fall : 70;
    output_threshold_pct_rise : 70;
    output_threshold_pct_fall : 30;
    nom_process : 1;
    nom_voltage : 5;
    nom_temperature : 25;
    operating_conditions( typical ) {
        process : 1;
        voltage : 5;
        temperature : 25;
    }
}
```

Syn and Place & Route

CMOS VLSI Design

Slide 35

## Start of NAND2X1 in UofU\_Digital\_v1\_2.lib

```
/*
 * Design : NAND2X1
 */
cell(NAND2X1) {
    cell_footprint : nand2;
    area : 3;
    cell_leakage_power : 0.0567011;
    pin(A) {
        direction : input;
        capacitance : 0.0201485;
        rise_capacitance : 0.0201485;
        fall_capacitance : 0.019937;
        rise_capacitance_range( 0.0190239, 0.0212732 );
        fall_capacitance_range( 0.0186932, 0.0211807 );
        internal_power() {
            rise_power(passive_energy_template_5x1) {
                index_1 ("0.06, 0.18, 0.42, 0.6, 1.2");
                values ("0.23538, 0.234957, 0.234854, 0.234994, 0.235103");
            }
            fall_power(passive_energy_template_5x1) {
                index_1 ("0.06, 0.18, 0.42, 0.6, 1.2");
                values ("0.242091, 0.236781, 0.235478, 0.235391, 0.235861");
            }
        }
    }
}
```

Slide 36

## UofU\_Digital\_v1\_2.lef

5700 lines of code

```
#####
#
# This is the TechHeader.lef file that contains the
# technology information for the AMI C5N 0.5 micron
# CMOS technology (SCN3M_SUBM when using MOSIS)
#
# Erik Brunvand
#####

VERSION 5.5 ;
NAMECASESENSITIVE ON ;
BUSBITCHARS "[]";
DIVIDERCHAR "/";
UNITS
    DATABASE MICRONS 100 ;
END UNITS

MANUFACTURINGGRID 0.15 ;

LAYER poly
    TYPE MASTERSLICE ;
END poly

LAYER cc
    TYPE CUT ;
    SPACING 0.9 ;
END cc
```

Syn and Place & Route

CMOS VLSI Design

Slide 37

## Start of NAND2X2 in UofU\_Digital\_v1\_2.lef

```
MACRO NAND2X2
    CLASS CORE ;
    FOREIGN NAND2X2 0 0 ;
    ORIGIN 0.00 0.00 ;
    SIZE 12.00 BY 27.00 ;
    SYMMETRY X Y ;
    SITE core ;
    PIN A
        DIRECTION INPUT ;
        PORT
        LAYER via ;
        RECT 0.90 10.20 1.50 10.80 ;
        LAYER metal2 ;
        RECT 0.60 9.90 1.80 14.10 ;
        LAYER metall ;
        RECT 0.60 9.90 1.80 11.10 ;
    END
END A
```


Syn and Place & Route

CMOS VLSI Design

Slide 38

## Importing the Design

### File->Import Design...




Syn and Place & Route

CMOS VLSI Design

# 39

## Adding Structural Verilog File

### Selecting Files



Click to Expand selection box


Syn and Place & Route

CMOS VLSI Design

# 40

## Adding Structural Verilog File

### Selecting Files




Syn and Place & Route

CMOS VLSI Design

# 41

## Finished Basic Design Import Window




Syn and Place & Route

CMOS VLSI Design

Slide 42

## I/O File Addition Window




Syn and Place & Route

CMOS VLSI Design

Slide 43

## Design Import Advanced Tab




Syn and Place & Route

CMOS VLSI Design

# 44

## Design Import Advanced Power page




Syn and Place & Route

CMOS VLSI Design

Slide 45

## Encounter window with floorplan




Syn and Place & Route

CMOS VLSI Design

Slide 46

## Save the Design

- Design->Save Design ...
- Do this after each step!!!!



Syn and Place & Route

CMOS VLSI Design

Slide 47

## Floorplanning

- Floorplan → Specify Floorplan ...




Syn and Place & Route

CMOS VLSI Design

Slide 48

## Floorplan with margins added



**Aspect Ratio**  
Can be adjusted  
if desired

30 micron  
margins added  
Left  
Right  
Top  
Bottom


Click Apply to see how floorplan changes affect layout on main screen

Syn and Place & Route

CMOS VLSI Design

Slide 49

## Floorplan Advanced Tab with spacing added




18 micron spacing added

Click OK when done

Syn and Place & Route CMOS VLSI Design

Slide 50

## Encounter after floorplanning



Note Margin  
Note space  
between pairs of rows

Reminder  
Save the design


Syn and Place & Route

CMOS VLSI Design

Slide 51

## Save plot of Floorplan

Tools->Screen Capture->Write to GIF File...



Syn and Place & Route CMOS VLSI Design

Slide 52

## Save plot of Floorplan




Syn and Place & Route

CMOS VLSI Design

Slide 53

## Power Planning

### □ Power->Power Planning->Add Rings...




Syn and Place & Route

CMOS VLSI Design

Slide 54

## Add Power Rings




Click OK

Syn and Place & Route

CMOS VLSI Design

Slide 55

## Floorplan with Power rings



Save a plot called PowerRings.gif  
 Tools->Screen Capture->Write to GIF File...


Syn and Place & Route

CMOS VLSI Design

Slide 56

## Place Standard Cells

- Place->Place Standard Cells...




Leave Defaults – just click OK

Syn and Place & Route

CMOS VLSI Design

Slide 57

## Encounter with Cells



Click Physical View  
to see cells

Save the Design!

Save a plot called Cells.gif

Tools->Screen Capture->Write to GIF File...


Syn and Place & Route

CMOS VLSI Design

Slide 58

## First Timing Optimization

- Optimize->Optimize Design....



Click OK

Note: You might get an error message  
Ignore for now.


Syn and Place & Route

CMOS VLSI Design

# 59

## Clock Tree Synthesis

- Clock->Synthesize...




Select Gen Spec  
to open Generate Clock Spec window

Select BUF and INV cells  
Click ADD  
Click OK

Cells are added to Selected Cells List  
Clock.ctstch file created

# 60

## Synthesize Clock Tree



**Click OK**

You might get diamonds across your layout!!  
Ignore for now.

Syn and Place & Route

CMOS VLSI Design

Slide 61

## See the Clock Tree

- Clock->Display->Display Clock Tree
- Turn off with
  - Clock->Display->Clear Clock Tree Display

Save a plot called ClockTree.gif  
Tools->Screen Capture->Write to GIF File...

Syn and Place & Route

CMOS VLSI Design

# 62

## Post CTS Optimization

- Optimize->Optimize Design...
  - Select Post CTS
  - Click OK




Syn and Place & Route

CMOS VLSI Design

# 63

## Final Routing

- Route->NanoRoute->Route




**Click OK**

Syn and Place & Route

CMOS VLSI Design

# 64

## Routed Design



**Save your Design**


Syn and Place & Route

CMOS VLSI Design

# 65

## Save plot of layout

- Tools->Screen Capture->Write to GIF File...




Syn and Place & Route

CMOS VLSI Design

Slide 66

## Save plot of layout



File Name

Syn and Place & Route

CMOS VLSI Design

Slide 67

## Documentation

- Create a folder in the drop box named Lab04
- In the folder place the following:
  - counter.v
  - counter RTL.v
  - Schematic.ps
  - WorstCasePath.ps
  - floorplan.gif
  - PowerRings.gif
  - Cells.gif
  - ClockTree.gif
  - CompletedLayout.gif

Syn and Place & Route

CMOS VLSI Design

Slide 68