dassubhajit02
Newbie level 1
How can I do the clock gating in the RTL compiler in cadence. I have used the commands for clock gating and also implemented gating technique in my Verilog code but it is showing that the gated flip flops are zero. What should I do?