Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[Cadence - LVS] Problem on Bulks

Status
Not open for further replies.

supremekai

Newbie level 2
Joined
May 24, 2015
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
17
Hello guys,

I'm new on Cadence and I'm designing the layout of an OTA and on the LVS I have encountered the following message: "Unmatched Internal Nets" I think regarding the connection between:
->The bulk and the vdd! of the transistors (WHITE on the image)
->The connection between the bulk and the com_diff net (BLUE on the image)

The images of the schematic and layout (regarding LVS) are the following:

schematic-lvs.png

layout-lvs.png

How can I join correctly the bulk with vdd! and com_diff nets? Is some contact needed?

Thank you very much in advance! :)
 

erikl

Super Moderator
Staff member
Joined
Sep 9, 2008
Messages
8,112
Helped
2,685
Reputation
5,350
Reaction score
2,284
Trophy points
1,393
Location
Germany
Activity points
44,153
I can't see any bulk taps in your transistor layout. One (nwell) tap in the VDD rail isn't enough - you need bulk taps near all the MOSFETs' sources.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top