Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Cadence loses width of transistor in netlist when using variables

Status
Not open for further replies.

tummop

Newbie level 1
Newbie level 1
Joined
Apr 9, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,288
Hello everybody,

I've been encountering a very strange problem, recently.


I am using the GPDK090 package with IC6.1.4.500.6 where i try to use a variable for the length and width for the transistor nmos1v.

Unfortunatly, when the netlist is generated, cadence somehow does not include the parameter width(and those who are dependent on it) in the netlist file.

It looks like this:
Code:
NM0 (out in 0 0) gpdk090_nmos1v l=L_N m=(1)*(1)


Where it should look something like this:
Code:
NM0 (out in 0 0) gpdk090_nmos1v w=(W_N) l=L_N as=84f ad=84f \
        ps=860n pd=860n m=(1)*(1)


Anyhow, when i put in numeric values for the width of the transistor, there is no problem:
Code:
NM0 (out in 0 0) gpdk090_nmos1v w=(300n) l=300n as=84f ad=84f \
        ps=860n pd=860n m=(1)*(1)


Does anyone does have a clue what might be the probleme here?

Thank you very much!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top