hiten09
Member level 2
How can i start with Cadence Encounter ATPG Tool, i have a verilog design file with me and i want to generate test patterns for this design what is the procedure to do so? Can anyone give me any link or tutorial to generate test patterns using this tool